Počet záznamů: 1
Using logarithmic arithmetic for FPGA implementation of the Givens rotations
SYS 0411123 LBL 00000nam^^22^^^^^^^^450 005 20240103182303.5 010 $a 84-8158-248-4 101 0-
$a eng $d eng 102 $a ES 200 1-
$a Using logarithmic arithmetic for FPGA implementation of the Givens rotations 210 $a Vigo $c Universidade de Vigo $d 2003 215 $a 6 s. 463 -1
$1 200 1 $a Proceedings of the Sixth Baiona Workshop on Signal Processing in Communications $v s. 199-204 $1 702 1 $a Mosquera $b C. $4 340 $1 702 1 $a Perez-Gonzales $b F. $4 340 610 1-
$a FPGA 610 1-
$a logarithmic arithmetic 610 1-
$a Givens rotations 700 -1
$3 cav_un_auth*0101190 $a Schier $b Jan $p UTIA-B $w Department of Image Processing $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i. 701 -1
$3 cav_un_auth*0101120 $a Kadlec $b Jiří $p UTIA-B $w Department of Signal Processing $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i.
Počet záznamů: 1