Počet záznamů: 1  

Reconfigurable Hardware Objects for Image Processing on FPGAs

  1. 1.
    0342301 - ÚTIA 2011 RIV AT eng C - Konferenční příspěvek (zahraniční konf.)
    Kloub, Jan - Honzík, Petr - Daněk, Martin
    Reconfigurable Hardware Objects for Image Processing on FPGAs.
    Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. Vienna: Institute of Electrical and Electronics Engineers, 2010, s. 121-122. ISBN 978-1-4244-6610-8.
    [Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. Vienna (AT), 14.04.2010-16.04.2010]
    Grant CEP: GA MŠMT 7H09005
    Výzkumný záměr: CEZ:AV0Z10750506
    Klíčová slova: Image Processing * Reconfiguration * Hardware Object * FPGA
    Kód oboru RIV: JC - Počítačový hardware a software
    http://library.utia.cas.cz/separaty/2010/ZS/kloub-reconfigurable hardware objects for image processing on fpgas.pdf

    Embedded systems are getting more complex; that is why the high level of abstraction is required during the development process. High abstraction methods simplify implementation of complex computation systems and shorten the time to market. This paper presents an implementation of a graphic computing element (GCE) which can be used as a runtime parametrized building block in image processing applications in FPGAs. In terms of the object oriented model GCE encapsulates its internal data representation and rules for their manipulation. Several basic image processing operations have been implemented (Sobel edge detection, Gauss, mean, etc. filtering). These operations are called as GCE methods. Because of high spatial dependency of image data in image processing, an efficient image data reuse method has been implemented.
    Trvalý link: http://hdl.handle.net/11104/0185067

     
     
Počet záznamů: 1  

  Tyto stránky využívají soubory cookies, které usnadňují jejich prohlížení. Další informace o tom jak používáme cookies.