Number of the records: 1  

Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs

  1. 1.
    KAFKA, L. Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs. In: STRAUBE, Bernd, DRUTAROVSKÝ, Miloš, RENOVELL, Michel, GRAMATA, Peter, FISCHEROVÁ, Mária, eds. Proceedings 2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems. Piscataway: IEEE, 2008, s. 178-181. ISBN 978-1-4244-2276-0.
Number of the records: 1  

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.