Number of the records: 1  

Lattice for FPGAs using logarithmic arithmetic

  1. SYS0410837
    LBL
      
    00000nam^^22^^^^^^^^450
    005
      
    20240103182242.7
    101
    0-
    $a eng
    102
      
    $a GB
    200
    1-
    $a Lattice for FPGAs using logarithmic arithmetic
    215
      
    $a 4 s.
    463
    -1
    $1 001 cav_un_epca*0256520 $1 011 $a 0013-4902 $1 200 1 $a Electronic Engineering $v Roč. 74, č. 906 (2002), s. 53-56
    610
    1-
    $a lattice Rls algorithm
    610
    1-
    $a FPGA
    610
    1-
    $a logarithmic arithmetic
    700
    -1
    $3 cav_un_auth*0101120 $a Kadlec $b Jiří $p UTIA-B $w Department of Signal Processing $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i.
    701
    -1
    $3 cav_un_auth*0101159 $a Matoušek $b Rudolf $p UTIA-B $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i.
    701
    -1
    $3 cav_un_auth*0101105 $a Heřmánek $b Antonín $p UTIA-B $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i.
    701
    -1
    $3 cav_un_auth*0101152 $a Líčko $b Miroslav $p UTIA-B $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i.
    701
    -1
    $3 cav_un_auth*0101213 $a Tichý $b Milan $p UTIA-B $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i.

Number of the records: 1  

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.