Number of the records: 1
A Comparison of FPGA Implementation of the A Priori Error-Feedback LSL Algorithm using Logarithmic Arithmetic
- 1.0410735 - UTIA-B 20010204 CZ eng V - Research Report
Albu, F. - Kadlec, Jiří - Matoušek, Rudolf - Heřmánek, Antonín - Coleman, J. N.
A Comparison of FPGA Implementation of the A Priori Error-Feedback LSL Algorithm using Logarithmic Arithmetic.
Praha: ÚTIA AV ČR, 2001. 5 s. Research Report, 2035.
R&D Projects: GA MŠMT LN00B096
Grant - others:ESPRIT(XE) HSLA 33544
Institutional research plan: AV0Z1075907
Keywords : LSL Algorithm * FPGA * digital signal processing
Subject RIV: JC - Computer Hardware ; Software
Permanent Link: http://hdl.handle.net/11104/0130823
Number of the records: 1