Number of the records: 1  

A Comparison of FPGA Implementation of the A Priori Error-Feedback LSL Algorithm using Logarithmic Arithmetic

  1. 1.
    SYSNO0410735
    TitleA Comparison of FPGA Implementation of the A Priori Error-Feedback LSL Algorithm using Logarithmic Arithmetic
    Author(s) Albu, F. (IE)
    Kadlec, Jiří (UTIA-B) RID
    Matoušek, Rudolf (UTIA-B)
    Heřmánek, Antonín (UTIA-B)
    Coleman, J. N. (GB)
    Issue dataPraha: ÚTIA AV ČR, 2001
    Edition Research Report , 2035
    Document TypeVýzkumná zpráva
    GrantHSLA 33544, XE - EU countries
    LN00B096 GA MŠMT - Ministry of Education, Youth and Sports (MEYS)
    CEZ1075907
    Languageeng
    CountryCZ
    Keywords LSL Algorithm * FPGA * digital signal processing
    Permanent Linkhttp://hdl.handle.net/11104/0130823
     

Number of the records: 1  

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.