Number of the records: 1
A Comparison of FPGA Implementation of the A Priori Error-Feedback LSL Algorithm using Logarithmic Arithmetic
SYS 0410735 LBL 00000nam^^22^^^^^^^^450 005 20240103182235.6 101 0-
$a eng 102 $a CZ 200 1-
$a A Comparison of FPGA Implementation of the A Priori Error-Feedback LSL Algorithm using Logarithmic Arithmetic 210 $a Praha $c ÚTIA AV ČR $d 2001 215 $a 5 s. 225 1-
$a Research Report $v 2035 610 1-
$a LSL Algorithm 610 1-
$a FPGA 610 1-
$a digital signal processing 700 -1
$3 cav_un_auth*0212813 $a Albu $b F. $y IE $4 070 701 -1
$3 cav_un_auth*0101120 $a Kadlec $b Jiří $p UTIA-B $w Department of Signal Processing $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i. 701 -1
$3 cav_un_auth*0101159 $a Matoušek $b Rudolf $p UTIA-B $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i. 701 -1
$3 cav_un_auth*0101105 $a Heřmánek $b Antonín $p UTIA-B $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i. 701 -1
$3 cav_un_auth*0212571 $a Coleman $b J. N. $y GB $4 070
Number of the records: 1