Number of the records: 1  

Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs

  1. SYS0306846
    LBL
      
    02590^^^^^2200277^^^450
    005
      
    20240103185924.4
    100
      
    $a 20080422d m y slo 03 ba
    101
    0-
    $a eng $d eng
    102
      
    $a SK
    200
    1-
    $a Analysis of Applicability of Partial Runtime Reconfiguration in Fault Emulator in Xilinx FPGAs
    215
      
    $a 4 s.
    463
    -1
    $1 001 cav_un_epca*0306845 $1 010 $a 978-1-4244-2276-0 $1 200 1 $a Proceedings 2008 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems $v S. 178-181 $1 210 $a Piscataway $c IEEE $d 2008 $1 225 $i CFP08DDE-PRT $1 702 1 $a Straube $b Bernd $4 340 $1 702 1 $a Drutarovský $b Miloš $4 340 $1 702 1 $a Renovell $b Michel $4 340 $1 702 1 $a Gramata $b Peter $4 340 $1 702 1 $a Fischerová $b Mária $4 340
    541
    1-
    $a Analýza možností použití částečné dynamické rekonfigurace v emulátoru poruch v FPGA Xilinx $z cze
    610
    0-
    $a FPGA
    610
    0-
    $a partial runtime reconfiguration
    610
    0-
    $a fault emulation
    700
    -1
    $3 cav_un_auth*0202863 $a Kafka $b Leoš $p UTIA-B $4 070 $T Ústav teorie informace a automatizace AV ČR, v. v. i.
Number of the records: 1  

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.