Basket

  1. 1.
    0411311 - UTIA-B 20050039 RIV HU eng C - Conference Paper (international conference)
    Bartosinski, Roman - Daněk, Martin - Honzík, Petr - Matoušek, Rudolf
    Dynamic reconfiguration in FPGA-based SoC designs.
    [Dynamická rekonfigurace v FPGA systémech na jednom čipu.]
    Sopron: University of West Hungary, 2005. ISBN 963-9364-48-7. In: Proceedings of the 8th IEEE Workshop on Designs and Diagnostics of Electronic Circuits nad Systems. - (Takách, G.; Hlawiczka, A.; Sziraj, J.), s. 129-136
    [IEEE Design and Diagnostics of Electronic Circuits nad Systems Workshop (DDECS 2005) /8./. Sopron (HU), 13.04.2005-16.04.2005]
    R&D Projects: GA MŠMT 1M0567
    Grant - others:Commission EC(XE) IST-2001-34016
    Institutional research plan: CEZ:AV0Z10750506
    Keywords : FPGA * dynamic reconfiguration
    Subject RIV: JC - Computer Hardware ; Software
    Permanent Link: http://hdl.handle.net/11104/0131394
     
     

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.