Basket

  1. 1.
    0081217 - ÚTIA 2007 RIV CZ cze E - Electronic Document
    Kohout, Lukáš
    Částečná dynamická rekonfigurace na FPGA obvodech firmy Xilinx s nástroji ISE a EDK verze 8.2i.
    [Partial Dynamic Reconfiguration in Xilinx FPGA Circuits with ISE 8.2i and EDK 8.2i tools.]
    [program]. - Praha: ÚTIA AV ČR, 2007, 35,3 MB
    R&D Projects: GA MŠMT(CZ) 1M0567
    EU Projects: European Commission(XE) 027611 - AETHER
    Program: FP6
    Institutional research plan: CEZ:AV0Z10750506
    Keywords : FPGA * dynamic reconfiguration
    Subject RIV: JC - Computer Hardware ; Software
    Permanent Link: http://hdl.handle.net/11104/0145162
     
     

  This site uses cookies to make them easier to browse. Learn more about how we use cookies.